Design of Phase-Locked Loop for Low-Voltage Receiver Application
碩士 === 國立成功大學 === 電機工程學系 === 103
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2015
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/35506445732085681971 |