An All-Digital Phase-Locked Loop Using a Time-Amplifier TDC with Calibration mechanism
碩士 === 國立交通大學 === 電機工程學系 === 103 === In recent years, the 3C products (Computer, Communication and Consumer electronics) have developed extraordinarily quickly. For wireless communication ICs, in either the transmitter or receiver, they all need a phase-locked loop (PLL) circuit to supply a clea...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/47k9yp |