Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure
碩士 === 國立中央大學 === 電機工程學系 === 103 === We demonstrated a unique approach to generate self-organized, self-alignment, and low-cost Ge-nanoball/SiO2/SiGe-shell gate-stacking heterostructures through the selective oxidation of poly-Si0.83Ge0.17 nano-pillars over the Si3N4 buffer layer on the Si substrate...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75218553670310600596 |
id |
ndltd-TW-103NCU05442135 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-103NCU054421352016-08-17T04:23:21Z http://ndltd.ncl.edu.tw/handle/75218553670310600596 Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure 調變不同矽與氧流量及氧化溫度所製作鍺奈米球/二氧化矽/ 矽鍺異質結構 Shih-cing Luo 羅時慶 碩士 國立中央大學 電機工程學系 103 We demonstrated a unique approach to generate self-organized, self-alignment, and low-cost Ge-nanoball/SiO2/SiGe-shell gate-stacking heterostructures through the selective oxidation of poly-Si0.83Ge0.17 nano-pillars over the Si3N4 buffer layer on the Si substrate, and then would like to realize SiGe MOSFETs based on this designer heterostructure in the near future. It has been previously demonstrated that the interface trap density (Dit) of SiO2/SiGe heterostructure in the designer heterostructure is about 3.5−5.5 × 1011 cm-2eV-1, which is a promising candidate for high-performance Ge MOSFETs. However, 4nm-thick amorphous interfacial oxide layer was generated during thermal oxidation at 900 °C in H2O ambient, which cannot meet the criteria of prevailing CMOS technology with gate oxide less than 1 nm. In this work, we further reduced the thickness of this SiO2 interfacial layer by tuning the oxidation conditions, such as temperature and oxidation ambient. On the other hand, a SOI substrate was also employed to decrease the SiGe-shell thickness and then increase the Ge content in SiGe shell, forming a high-carrier mobility channel. According to a series of experiments with various oxygen fluxes and temperatures in thermal oxidation process as well as different Si substrate to control Si flux, we found the thickness of interfacial SiO2 layer would be significantly reduced with decreasing thermal oxidation/annealing temperature. Meanwhile, gate-oxide quality was also raised as the oxidation temperature decreased, which was confirmed by extensive current-voltage and capacitance-voltage characterizations in MOSC devices. Both results provide great promises for apply the designer gate-stacking heterostructure in Ge MOS applications. Pei-Wen Li Ming-Ting Kuo 李佩雯 郭明庭 2015 學位論文 ; thesis 55 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中央大學 === 電機工程學系 === 103 === We demonstrated a unique approach to generate self-organized, self-alignment, and low-cost Ge-nanoball/SiO2/SiGe-shell gate-stacking heterostructures through the selective oxidation of poly-Si0.83Ge0.17 nano-pillars over the Si3N4 buffer layer on the Si substrate, and then would like to realize SiGe MOSFETs based on this designer heterostructure in the near future. It has been previously demonstrated that the interface trap density (Dit) of SiO2/SiGe heterostructure in the designer heterostructure is about 3.5−5.5 × 1011 cm-2eV-1, which is a promising candidate for high-performance Ge MOSFETs. However, 4nm-thick amorphous interfacial oxide layer was generated during thermal oxidation at 900 °C in H2O ambient, which cannot meet the criteria of prevailing CMOS technology with gate oxide less than 1 nm. In this work, we further reduced the thickness of this SiO2 interfacial layer by tuning the oxidation conditions, such as temperature and oxidation ambient. On the other hand, a SOI substrate was also employed to decrease the SiGe-shell thickness and then increase the Ge content in SiGe shell, forming a high-carrier mobility channel.
According to a series of experiments with various oxygen fluxes and temperatures in thermal oxidation process as well as different Si substrate to control Si flux, we found the thickness of interfacial SiO2 layer would be significantly reduced with decreasing thermal oxidation/annealing temperature. Meanwhile, gate-oxide quality was also raised as the oxidation temperature decreased, which was confirmed by extensive current-voltage and capacitance-voltage characterizations in MOSC devices. Both results provide great promises for apply the designer gate-stacking heterostructure in Ge MOS applications.
|
author2 |
Pei-Wen Li |
author_facet |
Pei-Wen Li Shih-cing Luo 羅時慶 |
author |
Shih-cing Luo 羅時慶 |
spellingShingle |
Shih-cing Luo 羅時慶 Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
author_sort |
Shih-cing Luo |
title |
Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
title_short |
Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
title_full |
Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
title_fullStr |
Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
title_full_unstemmed |
Optimization of silicon and oxygen flux and oxidation temperature on Ge-nanoball/SiO2/SiGe gate-stacking heterostructure |
title_sort |
optimization of silicon and oxygen flux and oxidation temperature on ge-nanoball/sio2/sige gate-stacking heterostructure |
publishDate |
2015 |
url |
http://ndltd.ncl.edu.tw/handle/75218553670310600596 |
work_keys_str_mv |
AT shihcingluo optimizationofsiliconandoxygenfluxandoxidationtemperatureongenanoballsio2sigegatestackingheterostructure AT luóshíqìng optimizationofsiliconandoxygenfluxandoxidationtemperatureongenanoballsio2sigegatestackingheterostructure AT shihcingluo diàobiànbùtóngxìyǔyǎngliúliàngjíyǎnghuàwēndùsuǒzhìzuòduǒnàimǐqiúèryǎnghuàxìxìduǒyìzhìjiégòu AT luóshíqìng diàobiànbùtóngxìyǔyǎngliúliàngjíyǎnghuàwēndùsuǒzhìzuòduǒnàimǐqiúèryǎnghuàxìxìduǒyìzhìjiégòu |
_version_ |
1718377931162517504 |