The study of pulse swallow divider with low power consumption
碩士 === 大同大學 === 電機工程學系(所) === 103 === In frequency divider circuit, more power consumption will be required due to higher clock frequency from voltage-control-oscillator (VCO). The basic architecture of the conventional programmable divider (PD) is composed of dual-modulus prescaler (DMP) and two co...
Main Authors: | Ying-Wun Lin, 林盈彣 |
---|---|
Other Authors: | Ming-Lang Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37430187722063596250 |
Similar Items
-
5-Gb/s Low Power On-Chip Pulse Signaling Interface
by: Ying-Lin Fang, et al.
Published: (2007) -
An Architecture of Area-Effective High Radix Floating-Point Divider With Low-Power Consumption
by: Yuheng Yang, et al.
Published: (2021-01-01) -
The Study of High-Speed Low-Power Prescaler in Programmable Frequency Divider
by: You-Ren Lin, et al.
Published: (2015) -
Low Power and Wide Frequency Locking Range Frequency Divider
by: Lin, Yung-Shun, et al.
Published: (2011) -
Design and Implementation of Low-Power Dividers
by: Hsiao Ren-Da, et al.
Published: (2000)