Real-time and Low-memory Multi-face Detection System Design based on Naive Bayes Classifier using FPGA
碩士 === 國立交通大學 === 電控工程研究所 === 104 === In recent years, face detection is widely used in various fields, such as face recognition, image focusing, and surveillance systems. This thesis proposes a real-time face detection system based on naive Bayesian classifier using FPGA. The system divided into th...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2016
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/f92z7n |