Design of Adiabatic SRAM and CAM Using FinFET Devices
碩士 === 國立彰化師範大學 === 電子工程學系 === 104 === The planar MOSFET suffer from the increased subthershold and gate leakage currents. FinFET is considered as one of the best substitutes for planar MOSFET technology in the sub-20 nm regime. This thesis presents the design of Adiabatic SRAM and CAM Using FinFET...
Main Authors: | Su,Chien-Wei, 蘇建維 |
---|---|
Other Authors: | Chang, Meng-Chou |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91808903217809180314 |
Similar Items
-
Fault Modeling and Analysis for FinFET SRAM Arrays
by: Meenakshi Siddharthan, Rathna Keerthi
Published: (2013) -
Independently-Controlled-Gate FinFET Schmitt Trigger Sub-threshold SRAMs
by: Hsieh, Chien-Yu, et al.
Published: (2010) -
Investigation and Analysis of FinFET and Trigate Devices, Logic and Analog Circuits, and SRAM
by: Pao, Chia-Hao, et al.
Published: (2012) -
Defect Modeling, Analysis and Diagnosis for FinFET-Based SRAM
by: Wu, Tsung-Hsuan, et al.
Published: (2014) -
Development of a test methodology for FinFET-Based SRAMs
by: Medeiros, Guilherme Cardoso
Published: (2017)