Performance Optimization of Accelerators using C-based High-Level Synthesis Flow
碩士 === 國立清華大學 === 資訊工程學系 === 104 === High-level synthesis (HLS) has made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. Memory partitioning in HLS can efficiently map data elements in the same logical array onto multiple physical banks. But...
Main Authors: | Tsai, Hsin Tien, 蔡欣恬 |
---|---|
Other Authors: | Huang, Chih Tsun |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10187876507311394693 |
Similar Items
-
Memory Partitioning and Optimization of On-Chip Accelerators with High-Level Synthesis
by: Peng, Te-Hsin., et al.
Published: (2017) -
Face detection hardware accelerator using C-based high-level synthesis
by: Yeap, Han Chien
Published: (2018) -
Scheduling-based Capacity Estimation: A Case Study on Taitung Line of TRA
by: Hsin-tienTsai, et al.
Published: (2015) -
“壞消息告知”對病人情緒與生活品質的影響
by: Hsin-Tien Tsai, et al.
Published: (2010) -
On Taiwanese Cleft and Focus Construction
by: Tsai Hsin Tien, et al.
Published: (2009)