Fabrication Processes of negative capacitance Self-Aligned Fin Channel Tunneling FETs uing I-Line Photolithography
碩士 === 國立臺灣師範大學 === 光電科技研究所 === 104 === This is experimental demonstration integrating Ge FETs with ferroelectric HfZrOx gate stack for subthreshold swing (SS) < 60mV/dec and hysteresis-free by negative capacitance (NC) effect. The capacitance of semiconductor and ferroelectricity is matched t...
Main Authors: | Liu, Shau-Nung, 劉劭農 |
---|---|
Other Authors: | Lee, Min-Hung |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64099201069102022903 |
Similar Items
-
Investigation of Design Space for Ge UTB Negative Capacitance FETs and Fin-LER Induced Variability for Negative Capacitance FinFETs
by: Lee, Ho-Pei, et al.
Published: (2017) -
A TCAD Simulation Study for Negative Capacitance FinFET
by: Kung-Hsien Lin, et al.
Published: (2016) -
MFMIS Negative Capacitance FinFET Design for Improving Drive Current
by: Jinhong Min, et al.
Published: (2020-09-01) -
A Study on Performance Evaluation of Fin Epitaxial Tunnel Layer Tunnel FET and Performance Improvement of n-type Epitaxial Tunnel Layer Tunnel FET
by: Lin, Po-Shao, et al.
Published: (2017) -
Modeling and Simulation of Negative Capacitance Double-Gate FinFET via TCAD
by: Jheng YanCiou, et al.
Published: (2018)