A Study of Test Schedule Optimization for Multicore SoCs
碩士 === 國立臺灣科技大學 === 電子工程系 === 104 === The sound economic solution is necessary for IC product testing with its increased integration and complexity. The cost saving is significant after test time reduction (TTR) whenever it implements on high product volume. The scheduling simulation evaluates test...
Main Authors: | Gwo-Tzong Leu, 呂國宗 |
---|---|
Other Authors: | Wei-Mei Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47900026812091503128 |
Similar Items
-
A Study of Test Schedule Optimization for Multicore SoCs
by: Wei-Che Cheng, et al.
Published: (2018) -
DeepSoCS: A Neural Scheduler for Heterogeneous System-on-Chip (SoC) Resource Scheduling
by: Tegg Taekyong Sung, et al.
Published: (2020-06-01) -
Novel Learning-Based Task Schedulers for Domain-Specific SoCs
Published: (2020) -
An Infrastructure IP for Reducing Test Data of SoCs
by: Hong-Ming Shieh, et al.
Published: (2005) -
Optimum test Strategy for SoCs including wrapper and TAM design and optimization
by: Ebadi, Zahra Sadat
Published: (2009)