Strained-Gate with Negative Capacitance Ferroelectric Dielectric Layer for Energy Efficient Memories and Sub-10nm Transistors

博士 === 國立交通大學 === 電子研究所 === 105

Bibliographic Details
Main Authors: Chiu, Yu-Chien, 邱于建
Other Authors: Chang, Chun-Yen
Format: Others
Language:en_US
Published: 2017
Online Access:http://ndltd.ncl.edu.tw/handle/dhkz77