A 5 Gbps Dual Path Clock and Data Recovery with Capacitor-Amplified Technique and Adaptive Loop Gain Controller
碩士 === 國立中央大學 === 電機工程學系 === 105 === As CMOS technology continues to advance, the computing capabilities of integrated circuits are expanding, and the fast serial link technologies have received significant attention in the recent past. The clock and data recovery (CDR) is the crucial role of receiv...
Main Authors: | Po-Min Cheng, 鄭柏旻 |
---|---|
Other Authors: | Kuo-Hsing Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61580678442869799760 |
Similar Items
-
A 25-Gbps Dual-Loop Clock and Data Recovery Circuit with Enhanced Data Rate Deviation Tolerance
by: Ying-Chen Liu, et al.
Published: (2014) -
1.25 Gbps Clock and Data Recovery Circuit Design
by: Cheng Chao Kuo, et al.
Published: (2003) -
A 6 Gbps Delay-Locked-Loop-Based Clock and Data Recovery Circuit with an Infinite Phase Compensation Technique
by: Bo-Qian Jiang, et al.
Published: (2012) -
25Gbps Equalizer and Clock and Data Recovery Circuit
by: Hong, Zheng-Hao, et al.
Published: (2013) -
Low Power Design for the 10Gbps Clock and Data Recovery Circuit
by: Tseng, I-Wei, et al.
Published: (2010)