A Leakage-Current Sensor Enhanced Memory BIST for Defect Level Reduction
碩士 === 國立清華大學 === 電機工程學系 === 105 === Semiconductor memory is considered an essential component in almost all electronic systems. Increasing the yield and reliability of semiconductor memory becomes a more and more important issue. It is well known that in advanced process technologies, more and more...
Main Authors: | Lu, Wei Hao, 呂偉豪 |
---|---|
Other Authors: | Wu, Cheng Wen |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/z86357 |
Similar Items
-
Leakage Current Reduction for Gate Level Circuits
by: 曾志倫
Published: (2006) -
Test pattern generation in BIST
by: Lu, Zhen Li, et al.
Published: (1994) -
Built-In Self Test (BIST) for Realistic Delay Defects
by: Tamilarasan, Karthik Prabhu
Published: (2012) -
BRAINS: A BIST Compiler for Embedded Memories
by: Chuang Cheng, et al.
Published: (2000) -
A self-diagnostic BIST memory design
by: Chin-tsung Mo, et al.
Published: (1993)