Digital Phase-Locked Loop With Background Supply Noise Calibration and Injection-Locked Clock Multiplier
碩士 === 國立臺灣大學 === 電子工程學研究所 === 105 === This thesis consists of two parts. The first part implements a digital phase-locked loop (DPLL) with background supply voltage sensitivity calibration. A digital supply voltage sensitivity controller with a frequency subtractor is used to suppress the supply vo...
Main Authors: | Che-Wei Tien, 田哲瑋 |
---|---|
Other Authors: | 劉深淵 |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/k3n9vy |
Similar Items
-
Applications of Phase-Locked Loops with Area-Efficiency and Background Supply Noise Cancellation
by: Che-Wei Yeh, et al.
Published: (2015) -
Digital Multiplying Delay-Locked Loop Using Switched Biasing Technique and Digital Phase-Locked Loop with Bandwidth Calibration
by: Chi-Huan Chiang, et al.
Published: (2014) -
A Sub-harmonically Injection Locked Phase Locked Loop with Fast Self-calibrated Timing Technique
by: Ze-Wai Lin, et al.
Published: (2016) -
A Clock Multiplier Based on an Injection Locked Ring Oscillator
by: Abouelkheir, Nahla Tarek Youssef
Published: (2020) -
Design of Phase-Locked Loop With Reference Clock Injection to Improve Loop-Bandwidth
by: Kao, Chen-hsiang, et al.
Published: (2016)