Machine-Learning Based Failure Binning for Debugging RTL Designs
碩士 === 國立交通大學 === 電機工程學系 === 106 === Verification and debugging have become the major pain-point in Register Transfer Level (RTL) design as design size and complexity increase. If there is a functional bug in RTL design, numerous and diverse failures would be exposed in the regression test. To diagn...
Main Authors: | Hsu, Chia-Hao, 許家豪 |
---|---|
Other Authors: | Wen, Hung-Pin |
Format: | Others |
Language: | zh-TW |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/8emha2 |
Similar Items
-
FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging
by: Shen, Cheng-Hsien, et al.
Published: (2018) -
RTL Design Debugging Techniques for FSM-based Error Models
by: Ling-Ya Ni, et al.
Published: (2013) -
RTL Design Debugging and Verification by Formal Semantic Modeling and Inference of Design Knowledge
by: Chia-Hung Lin, et al.
Published: (2015) -
RTL2RTL Formal Equivalence: Boosting the Design Confidence
by: M V Achutha Kiran Kumar, et al.
Published: (2014-07-01) -
RTL Design Exploration for Early Design Planning
by: Chih-Kuang Hsieh, et al.
Published: (1999)