Threshold Implementations of Bit-Sliding AES
碩士 === 國立臺灣大學 === 電子工程學研究所 === 106 === For those resource-limited embedded cryptographic devices, the area may be the first issue to the implementation. Bit-sliding or bit-serialized technique extremely makes the implementation area decrease. But these devices suffer from power analysis dramatically...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2018
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/kbf5u9 |