Early Warning on Timing Critical Paths
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 107 === In physical design, timing closure is important for IC design. Nowadays, IC design needs to follow many rules, which causes more challenges to meet timing requirement. It usually needs many iterations and rerun for more than hundred times. In this paper, we u...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2019
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/zz4k5z |