A Highly Reliable Mixed-voltage I/O Buffer with Slew Rate Auto-adjustment
碩士 === 國立中山大學 === 電機工程學系研究所 === 107 === Thanks to the fast evolution of CMOS technologies, larger leakage current and poor gate drive tolerance become a nightmare of I/O interface. Thus, how to maintain a low power consumption and increase the speed becomes an important issue for signal integrity. M...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2019
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/y9d6tj |