An Area-Efficient 12-bit 20 MHz Two-Step SAR ADC
碩士 === 國立清華大學 === 電子工程研究所 === 107 === This thesis describes an analog-to-digital converter (ADC) for FHD image sensors. The ADC specification is 12-bit resolution and the sampling rate is 20 MHz. The architecture of this ADC is two-step successive approximation register (SAR) ADC. The disadvantage o...
Main Authors: | Chen, Chien-Chung, 陳建仲 |
---|---|
Other Authors: | Hsu, Yung-Jane Klaus |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/t295d5 |
Similar Items
-
Design of a Two-bit/Step 9-bit SAR ADC with Redundant Bits
by: Wu, Tsung-Han, et al.
Published: (2017) -
A 10-Bit Area-Efficient SAR ADC
by: Chao,Hao-tsun, et al.
Published: (2012) -
Comparision of ADC Archiectures and Design and Analysis of 8-bit SAR ADC
by: 蘇建森
Published: (1997) -
Design of a 10-bit 100MHz Pipelined ADC
by: Hsiu-Chuan Li, et al.
Published: (2014) -
Design and Implementation of 12-bit Sub-ranged SAR ADCs
by: Wei-Shu Jih, et al.
Published: (2018)