Equivalence checking of arithmetic expressions with applications in DSP synthesis
Numerous formal verification systems have been proposed and developed for FSM based control units (notably SMV (71) as well as others). However, most research on the equivalence checking of datapaths is still confined to the bit- or word-level. Formal verification of arithmetic expressions and synth...
Main Author: | Zhou, Zheng |
---|---|
Language: | ENG |
Published: |
ScholarWorks@UMass Amherst
1996
|
Subjects: | |
Online Access: | https://scholarworks.umass.edu/dissertations/AAI9619461 |
Similar Items
-
Equivalence checking of retimed circuits
by: Netolická, Karolína
Published: (2006) -
A micropower DSP for sensor applications
by: Ickes, Nathan J. (Nathan Jeffrey), 1979-
Published: (2009) -
Equivalence Checking for High-Assurance Behavioral Synthesis
by: Hao, Kecheng
Published: (2013) -
A reconfigurable arithmetic processor
by: Fiske, James Alexander Stuart
Published: (2005) -
A DSP feedback system on a mixed signal tester and its application in ADC test by Quinghua (Cindy) Zheng.
by: Zheng, Qinghua (Cindy)
Published: (2007)