A Synthesizable VHDL Behavioral Model of A DSP On Chip Emulation Unit

This thesis describes the VHDL behavioral model design of a DSP On Chip Emulation Unit. The prototype of this design is the OnCE port of the Motorola DSP56002. Capabilities of this On Chip Emulation Unit are accessible through four pins, which allows the user to step through a program, to set the b...

Full description

Bibliographic Details
Main Author: Li, Qingsen
Format: Others
Language:English
Published: Linköpings universitet, Institutionen för systemteknik 2003
Subjects:
Online Access:http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-1723

Similar Items