Design and Evaluation of High Density 5T SRAM Cache for Advanced Microprocessors
This thesis presents a five-transistor SRAM intended for the advanced microprocessor cache market. The goal is to reduce the area of the cache memory array while maintaining competitive performance. Various existing technologies are briefly discussed with their strengths and weaknesses. The design m...
Main Author: | Carlson, Ingvar |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Institutionen för systemteknik
2004
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-2286 |
Similar Items
-
Design and Evaluation of A Low-Voltage, Process-Variation-Tolerant SRAM Cache in 90nm CMOS Technology
by: Fazli Yeknami, Ali
Published: (2008) -
Mätutrustning för kosmisk strålning
by: Melin, Stefan
Published: (2005) -
Implementation of a Zero Aware SRAM Cell for a Low Power RAM Generator
by: Åkerman, Markus
Published: (2005) -
Design and Implementation of a Low-Power Random Access Memory Generator
by: Capello, Deborah
Published: (2003) -
FIFO-kostruktion baserat på ett enkel-ports SRAM
by: Duman, Yusuf
Published: (2003)