Hardware implementation of a Partial Dynamic Reconfiguration Controller
Partial Dynamic Reconfiguration (PDR) of Field Programmable Gate Arrays (FPGAs) wasintroduced to overcome the need for more resources on the FPGA fabric. This enabled parts of thedevice to be reconfigured at runtime, while the rest of the system continued to function without anyinterruptions. Theref...
Main Author: | Kini, Anup |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Institutionen för datavetenskap
2013
|
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-94686 |
Similar Items
-
Reconfigurable Hardware Module Sequencer for Dynamically Partially Reconfigurable Systems
by: Chin-chieh Hung, et al.
Published: (2007) -
Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs
by: Krzysztof Jozwik, et al.
Published: (2013-01-01) -
Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices
by: Arkan Alkamil, et al.
Published: (2020-01-01) -
Dynamic Hardware-Software Task Migration and Relocation Coordinator for Partially Reconfigurable Systems
by: Chung-ting Lan, et al.
Published: (2009) -
A New Approach of Hardware Context-Switch for Dynamic Partial Self-Reconfigurable Systems
by: Yang-Kun Huang, et al.
Published: (2008)