Generating RTL for microprocessors from architectural and microarchitectural description
Designing a modern processor is a very complex task. Writing the entire design using a hardware description language (like Verilog) is time consuming and difficult to verify. There exists a split architecture/microarchitecture description technique, in which, the description of any hardware can be...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
2011
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/2152/ETD-UT-2011-05-3302 |