Qualitative Characterization of Single-event Transient and Latchup Trends in 180 nm CMOS Technology
Single-event upsets and errors are of growing concern as technology scales toward smaller transistor sizes. While smaller transistors allow for greater on-chip integration, this comes with the penalties of reduced supply voltage overhead and low drive currents compared to larger technologies. These...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | en |
Published: |
VANDERBILT
2011
|
Subjects: | |
Online Access: | http://etd.library.vanderbilt.edu/available/etd-04082011-122316/ |