Balancing Performance, Area, and Power in an On-Chip Network
Several trends can be observed in modern microprocessor design. Architectures have become increasingly complex while design time continues to dwindle. As feature sizes shrink, wire resistance and delay increase, limiting architects from scaling designs centered around a single thread of execution....
Main Author: | Gold, Brian |
---|---|
Other Authors: | Electrical and Computer Engineering |
Format: | Others |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/34137 http://scholar.lib.vt.edu/theses/available/etd-07242003-134147/ |
Similar Items
-
The Design of the Node for the Single Chip Message Passing (SCMP) Parallel Computer
by: Bucciero, Mark Benjamin
Published: (2011) -
Application Benchmarks for SCMP: Single Chip Message-Passing Computer
by: Shah, Jignesh
Published: (2011) -
Microarchitectural Level Power Analysis And Optimization In Single Chip Parallel Computers
by: Ramachandran, Priyadarshini
Published: (2011) -
Implementation of NoC on FPGA with Area and Power Optimization
by: Momil Ijaz, et al.
Published: (2019-03-01) -
A verilog-hdl implementation of virtual channels in a network-on-chip router
by: Park, Sungho
Published: (2010)