Skip to content
Open Access
  • Home
  • Collections
    • High Impact Articles
    • Jawi Collection
    • Malay Medicine
    • Forensic
  • Search Options
    • UiTM Open Access
    • Search by UiTM Scopus
    • Advanced Search
    • Search by Category
  • Discovery Service
    • Sources
    • UiTM Journals
    • List UiTM Journal in IR
    • Statistic
  • About
    • Open Access
    • Creative Commons Licenses
    • COKI | Malaysia Open Access
    • User Guide
    • Contact Us
    • Search Tips
    • FAQs
Advanced
  • Process spaces and formal veri...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Permanent link
Process spaces and formal verification of asynchronous circuits

Process spaces and formal verification of asynchronous circuits

Show other versions (1)
Bibliographic Details
Main Author: Negulescu, Radu.
Format: Others
Language:en
Published: National Library of Canada = Bibliothèque nationale du Canada 2006
Subjects:
Harvested from Collections Canada
Online Access:http://hdl.handle.net/10012/329
  • Holdings
  • Description
  • Other Versions (1)
  • Similar Items
  • Staff View

Internet

http://hdl.handle.net/10012/329

Similar Items

  • Process spaces and formal verification of asynchronous circuits
    by: Negulescu, Radu.
    Published: (2006)
  • ECF processes and asynchronous circuit design
    by: Benko, Igor
    Published: (2006)
  • ECF processes and asynchronous circuit design
    by: Benko, Igor
    Published: (2006)
  • Modeling and optimization of CMOS logic circuits with application to asynchronous design
    by: Shams, Maitham
    Published: (2006)
  • Modeling and optimization of CMOS logic circuits with application to asynchronous design
    by: Shams, Maitham
    Published: (2006)

© 2020 | Services hosted by the Perpustakaan Tun Abdul Razak, | Universiti Teknologi MARA | Disclaimer


Loading...
Cannot write session to /tmp/vufind_sessions/sess_sp87bm2lomsr2sgu7l0s79b5di