Sampling Time Jitter
Electrical systems which use voltage transitions to represent timing information suffer from a degrading phenomenon called timing jitter. Sampling time jitter is the deviation of sampling clock from its ideal position. As transmission rates raise above couple of GHz, deviations become significant co...
| Main Author: | |
|---|---|
| Language: | en |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10012/7237 |