Technology mapping of heterogeneous lookup table based field programmable gate arrays
A lot of work has been done over the last decade on the logic synthesis and technology mapping of field programmable gate arrays (FPGAs) based on a single size of lookup table (LUT). A significant part of the FPGA market is occupied by devices based on more than one type of lookup tables. Examples o...
| Main Author: | |
|---|---|
| Published: |
University of Oxford
1998
|
| Subjects: | |
| Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.244577 |