Error resilient techniques for storage elements of low power design
Over two decades of research has led to numerous low-power design techniques being reported. Two popular techniques are supply voltage scaling and power gating. This thesis studies the impact of these two design techniques on the reliability of embedded processor registers and memory systems in the...
| Main Author: | |
|---|---|
| Other Authors: | |
| Published: |
University of Southampton
2013
|
| Subjects: | |
| Online Access: | https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.577285 |