Voltage and Time-Domain Analog Circuit Techniques for Scaled CMOS Technologies
CMOS technology scaling has resulted in reduced supply voltage and intrinsic voltage gain of the transistor. This presents challenges to the analog circuit designers due to lower signal swing and achievable signal to noise ratio (SNR), leading to increased power consumption. At the same time, device...
| Main Author: | |
|---|---|
| Language: | English |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://doi.org/10.7916/d8-8ch2-7e04 |