A hardware implementation of a Viterbi decoder for a (3,2/3) TCM code
The report details the design of a dedicated Viterbi decoder chip set for an Ungerboek (3,2/3) Trellis Coded Modulation code. It was the specific intention of the thesis to design a system that could be implemented on standard Field Programmable Gate Arrays (FPGA) yet still be able to cope with high...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Dissertation |
| Language: | English |
| Published: |
University of Cape Town
2016
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/11427/20182 |