Skip to content
Open Access
  • Home
  • Collections
    • High Impact Articles
    • Jawi Collection
    • Malay Medicine
    • Forensic
  • Search Options
    • UiTM Open Access
    • Search by UiTM Scopus
    • Advanced Search
    • Search by Category
  • Discovery Service
    • Sources
    • UiTM Journals
    • List UiTM Journal in IR
    • Statistic
  • About
    • Open Access
    • Creative Commons Licenses
    • COKI | Malaysia Open Access
    • User Guide
    • Contact Us
    • Search Tips
    • FAQs
Advanced
  • A Soft-core processor architec...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Permanent link
A Soft-core processor architecture optimised for radar signal processing applications

A Soft-core processor architecture optimised for radar signal processing applications

Current radar signal processor architectures lack either performance or flexibility in terms of ease of modification and large design time overheads. Combinations of processors and FPGAs are typically hard-wired together into a precisely timed and pipelined solution to achieve a desired level of f...

Full description

Bibliographic Details
Main Author: Broich, René
Other Authors: Grobler, H.
Language:en
Published: University of Pretoria 2014
Subjects:
Radar signal processor
Soft-core processor
FPGA architecture
Signal lflow characteristics
Streaming processor
Pipelined processor
Soft-core DSP
Processor design
DSP architecture
Transport-based processor
UCTD
Online Access:http://hdl.handle.net/2263/40821
Broich, R 2013, A Soft -core processor architecture optimised for radar signal processing applications, MEng dissertation, University of Pretoria, Pretoria, viewed yymmdd <http://hdl.handle.net/2263/40821>
  • Holdings
  • Description
  • Similar Items
  • Staff View

Internet

http://hdl.handle.net/2263/40821
Broich, R 2013, A Soft -core processor architecture optimised for radar signal processing applications, MEng dissertation, University of Pretoria, Pretoria, viewed yymmdd <http://hdl.handle.net/2263/40821>

Similar Items

  • FPGA-based Soft Vector Processors
    by: Yiannacouras, Peter
    Published: (2009)
  • FPGA-based Soft Vector Processors
    by: Yiannacouras, Peter
    Published: (2009)
  • Improving processor utilization in multiple context processor architectures
    by: Killeen, Timothy F.
    Published: (1997)
  • Multi-core processors and the future of parallelism in software
    by: Youngman, Ryan Christopher
    Published: (2007)
  • Testing and evaluation of the integratability of the Senior processor
    by: Hedin, Alexander
    Published: (2011)

© 2020 | Services hosted by the Perpustakaan Tun Abdul Razak, | Universiti Teknologi MARA | Disclaimer


Loading...