Distributed Run-Time and Power Constraints Mapping for Many-Core Systems
The number of transistors per chip still steadily increases for each technology node generation. Fabrication processes and computing architectures have enabled the integration of some hundreds of cores in the same chip leading to the design of many-core systems. Due to increased power and consequent...
| Main Author: | |
|---|---|
| Format: | Others |
| Published: |
OpenSIUC
2016
|
| Online Access: | https://opensiuc.lib.siu.edu/theses/2040 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=3054&context=theses |