Statistical static timing analysis considering process variations and crosstalk
Increasing relative semiconductor process variations are making the prediction of realistic worst-case integrated circuit delay or sign-off yield more difficult. As process geometries shrink, intra-die variations have become dominant and it is imperative to model them to obtain accurate timing analy...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
Texas A&M University
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1969.1/2545 |