Built-In Self Test (BIST) for Realistic Delay Defects
Testing of delay defects is necessary in deep submicron (DSM) technologies. High coverage delay tests produced by automatic test pattern generation (ATPG) can be applied during wafer and package tests, but are difficult to apply during the board test, due to limited chip access. Delay testing at the...
Main Author: | Tamilarasan, Karthik Prabhu |
---|---|
Other Authors: | Walker, Duncan M. |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/1969.1/ETD-TAMU-2010-12-8923 |
Similar Items
-
Pseudofunctional Delay Tests For High Quality Small Delay Defect Testing
by: Lahiri, Shayak
Published: (2012) -
Accumulator based BIST using Approximate Adders
by: KARUNAMURTHY Thilagavathi, et al.
Published: (2019-05-01) -
Optimizing Test Pattern Generation Using Top-Off ATPG Methodology for Stuck–AT, Transition and Small Delay Defect Faults
by: Gill, Arjun
Published: (2013) -
Fault simulation and test generation for small delay faults
by: Qiu, Wangqi
Published: (2007) -
Maximizing Crosstalk-Induced Slowdown During Path Delay Test
by: Gope, Dibakar
Published: (2012)