A Materials Approach to Silicon Wafer Level Contamination Issues from the Wet Clean Process
Semiconductor devices are built using hyperpure silicon and very controlled levels of doping to create desired electrical properties. Contamination can alter these precisely controlled electrical properties that can render the device non-functional or unreliable. It is desirable to determine what im...
Main Author: | Hall, Lindsey H. (Lindsey Harrison) |
---|---|
Other Authors: | Marshall, James L. |
Format: | Others |
Language: | English |
Published: |
University of North Texas
1996
|
Subjects: | |
Online Access: | https://digital.library.unt.edu/ark:/67531/metadc278380/ |
Similar Items
-
Investigation of Copper Out-Plating Mechanism on Silicon Wafer Surface
by: Chien, Hsu-Yueh
Published: (1995) -
Compliant Wafer Level Package (CWLP)
by: Patel, Chirag Suryakant
Published: (2007) -
Generation of dicing damage in silicon wafers
by: Ebbutt, Ralph
Published: (2007) -
A Study of Ammonium Bifluoride as an Agent for Cleaning Silicon Contamination in the Wafer Dicing Process
by: Tsai, T.-H, et al.
Published: (2023) -
Generation of dicing damage in passivated silion wafers
by: Repole, Kenzo K. D
Published: (2007)