An Efficient Hybrid Heuristic and Probabilistic Model for the Gate Matrix Layout Problem in VLSI Design
In this thesis, the gate matrix layout problem in VLSI design is considered where the goal is to minimize the number of tracks required to layout a given circuit and a taxonomy of approaches to its solution is presented. An efficient hybrid heuristic is also proposed for this combinatorial optimizat...
Main Author: | Bagchi, Tanuj |
---|---|
Other Authors: | Das, Sajal K. |
Format: | Others |
Language: | English |
Published: |
University of North Texas
1993
|
Subjects: | |
Online Access: | https://digital.library.unt.edu/ark:/67531/metadc500878/ |
Similar Items
-
Layout optimization algorithms vor VLSI design and manufacturing
by: Xu, Gang, 1974-
Published: (2008) -
New algorithms for physical design of VLSI circuits
by: Lai, Minghorng
Published: (2011) -
Design and implementation of an integrated VLSI packaging support software environment
by: Whipple, Thomas Driggs, 1961-
Published: (1989) -
Efficient reconfiguration by degradation in defect-tolerant VLSI arrays
by: Chen, Ing-yi, 1962-
Published: (1989) -
Incremental placement for modern VLSI design closure
by: Ren, Haoxing
Published: (2008)