Simulation and design methodology for hybrid SET-CMOS logic at room temperature operation
The purpose of this thesis is to research the possibility of realizing hardware support for hybrid single electron transistor (SET)-CMOS circuits by a systematic approach of design, analysis and simulation. The metallic SET transistors considered in this work are fabricated within the chip interconn...
Main Author: | |
---|---|
Other Authors: | |
Language: | English |
Published: |
Université de Sherbrooke
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/11143/6137 |