Software and hardware methods for memory access latency reduction on ILP processors
While microprocessors have doubled their speed every 18 months, performance improvement of memory systems has continued to lag behind. to address the speed gap between CPU and memory, a standard multi-level caching organization has been built for fast data accesses before the data have to be accesse...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
W&M ScholarWorks
2002
|
| Subjects: | |
| Online Access: | https://scholarworks.wm.edu/etd/1539623407 https://scholarworks.wm.edu/cgi/viewcontent.cgi?article=3198&context=etd |