Parallel sparse matrix solution for circuit simulation on FPGAs
SPICE is the de facto standard for circuit simulation. However, accurate SPICE simulations of today's sub-micron circuits can often take days or weeks on conventional processors. A SPICE simulation is an iterative process that consists of two phases per iteration: model evaluation followed by a...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
2014-02-24.
|
| Subjects: | |
| Online Access: | Get fulltext |