Reliability of Buried InGaAs Channel n-MOSFETs With an InP Barrier Layer and Al2O3 Dielectric Under Positive Bias Temperature Instability Stress
The positive bias temperature instability (PBTI) reliability of buried InGaAs channel n-MOSFETs with an InP barrier layer and Al2O3 gate dielectric under medium field (2.7 MV/cm) and high field (5.0 MV/cm) are investigated in this paper. The Al2O3/InP interface of the insertion of an InP barrier lay...
Main Authors: | Haiou Li, Kangchun Qu, Xi Gao, Yue Li, Yonghe Chen, Zhiping Zhou, Lei Ma, Fabi Zhang, Xiaowen Zhang, Tao Fu, Xingpeng Liu, Yingbo Liu, Tangyou Sun, Honggang Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
Frontiers Media S.A.
2020-03-01
|
Series: | Frontiers in Physics |
Subjects: | |
Online Access: | https://www.frontiersin.org/article/10.3389/fphy.2020.00051/full |
Similar Items
-
Photoluminescence of ingaas/inp grown by molecular beam epitaxy
by: Harmand Jean Christophe, et al.
Published: (2004-01-01) -
Characterization of High-Performance InGaAs QW-MOSFETs With Reliable Bi-Layer HfO<sub>x</sub>N<sub>y</sub> Gate Stack
by: Su-Keun Eom, et al.
Published: (2019-01-01) -
Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs
by: Olli-Pekka Kilpi, et al.
Published: (2019-01-01) -
Highly Stable Self-Aligned Ni-InGaAs and Non-Self-Aligned Mo Contact for Monolithic 3-D Integration of InGaAs MOSFETs
by: Sanghyeon Kim, et al.
Published: (2019-01-01) -
An InGaAs/InP DHBT With Simultaneous $\text{f}_{\boldsymbol \tau }/\text{f}_{\text {max}}~404/901$ GHz and 4.3 V Breakdown Voltage
by: Johann C. Rode, et al.
Published: (2015-01-01)