|
|
|
|
LEADER |
02146 am a22002653u 4500 |
001 |
111113 |
042 |
|
|
|a dc
|
100 |
1 |
0 |
|a Nourbakhsh, Amirhasan
|e author
|
100 |
1 |
0 |
|a Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
|e contributor
|
100 |
1 |
0 |
|a Massachusetts Institute of Technology. Department of Physics
|e contributor
|
100 |
1 |
0 |
|a Massachusetts Institute of Technology. Microsystems Technology Laboratories
|e contributor
|
100 |
1 |
0 |
|a Nourbakhsh, Amirhasan
|e contributor
|
100 |
1 |
0 |
|a Zubair, Ahmad
|e contributor
|
100 |
1 |
0 |
|a Dresselhaus, Mildred
|e contributor
|
100 |
1 |
0 |
|a Palacios, Tomas
|e contributor
|
700 |
1 |
0 |
|a Zubair, Ahmad
|e author
|
700 |
1 |
0 |
|a Dresselhaus, Mildred
|e author
|
700 |
1 |
0 |
|a Palacios, Tomas
|e author
|
245 |
0 |
0 |
|a Transport Properties of a MoS₂/WSe₂ Heterojunction Transistor and Its Potential for Application
|
260 |
|
|
|b American Chemical Society (ACS),
|c 2017-09-01T19:37:34Z.
|
856 |
|
|
|z Get fulltext
|u http://hdl.handle.net/1721.1/111113
|
520 |
|
|
|a This paper studies band-to-band tunneling in the transverse and lateral directions of van der Waals MoS₂/WSe₂ heterojunctions. We observe room-temperature negative differential resistance (NDR) in a heterojunction diode comprised of few-layer WSe₂ stacked on multilayer MoS₂. The presence of NDR is attributed to the lateral band-to-band tunneling at the edge of the MoS₂/WSe₂ heterojunction. The backward tunneling diode shows an average conductance slope of 75 mV/dec with a high curvature coefficient of 62 V-1. Associated with the tunnel-diode characteristics, a positive-to-negative transconductance in the MoS₂/WSe₂ heterojunction transistors is observed. The transition is induced by strong interlayer coupling between the films, which results in charge density and energy-band modulation. The sign change in transconductance is particularly useful for multivalued logic (MVL) circuits, and we therefore propose and demonstrate for the first time an MVL-inverter that shows three levels of logic using one pair of p-type transistors.
|
546 |
|
|
|a en_US
|
655 |
7 |
|
|a Article
|
773 |
|
|
|t Nano Letters
|