Reducing Test Cost of Sequential Machines with Lower Hardware Overhead
碩士 === 國立中興大學 === 資訊科學研究所 === 82 === Testing cost of a pure sequential machine can be reduced through a proper synthesis procedure, which modifies the functional specification of the original finite state machine (FSM). Previous works on this topic only dealt with the testability; no attempts wer...
Main Author: | 王啟信 |
---|---|
Other Authors: | 王行健 |
Format: | Others |
Language: | zh-TW |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52881577187808168378 |
Similar Items
-
HARDWARE DESCRIPTION LANGUAGE PROGRAM SLICING AND WAY TO REDUCE BOUNDED MODEL CHECKING SEARCH OVERHEAD
by: Ou, Jen-Chieh
Published: (2007) -
Transient thermal models for overhead current-carrying hardware
by: Hall, David Eric
Published: (2007) -
Selective software-implemented hardware fault tolerance tecnhiques to detect soft errors in processors with reduced overhead
by: Chielle, Eduardo
Published: (2016) -
Selective software-implemented hardware fault tolerance tecnhiques to detect soft errors in processors with reduced overhead
by: Chielle, Eduardo
Published: (2016) -
Selective software-implemented hardware fault tolerance tecnhiques to detect soft errors in processors with reduced overhead
by: Chielle, Eduardo
Published: (2016)