A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop
碩士 === 國立交通大學 === 電機學院碩士在職專班電子與光電組 === 96 === This thesis proposes a data-deskew clock and data recovery (CDR) architecture for the on-chip multi-channel timing recovery. This CDR recovers the 10-Gb/s/ch burst data packet by adjusting the data delay in the digitally controlled delay line (DCDL). Aft...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59977775057034141555 |
id |
ndltd-TW-096NCTU5124003 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-096NCTU51240032015-10-13T13:59:36Z http://ndltd.ncl.edu.tw/handle/59977775057034141555 A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop 在閉迴路上使用資料相位校正器之10-Gb/sCMOS時脈與資料回復電路 Chung Chieh Yang 楊忠傑 碩士 國立交通大學 電機學院碩士在職專班電子與光電組 96 This thesis proposes a data-deskew clock and data recovery (CDR) architecture for the on-chip multi-channel timing recovery. This CDR recovers the 10-Gb/s/ch burst data packet by adjusting the data delay in the digitally controlled delay line (DCDL). After the acquisition of the optimal sampling phase, the midpoint of data period aligns to the sampling clock. The data skew between channels is also compensated. This CDR is first-order and therefore inherently stable. It can track the specified 1000-ppm frequency error as long as the peak-to-peak clock jitter between the transmitter and the receiver sites is confined to the specification. And, the closed loop characterizes the high-band-limited jitter in this system. All building blocks adopt digital circuits. Fast acquisition (110-bit time in typical case) is achieved by the majority-vote scheme in the confidence counter. Two critical designs exist in this digital-circuit CDR: 1) high-speed large-swing CMOS DCDL deign, and 2) meeting the loop-latency constraint. In addition, a digital implementation of the 10-Gb/s transceiver is realized in TSMC 0.13-μm CMOS technology. Chau Chin Su Shyh Jye Jou 蘇朝琴 周世傑 2007 學位論文 ; thesis 89 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電機學院碩士在職專班電子與光電組 === 96 === This thesis proposes a data-deskew clock and data recovery (CDR) architecture for the on-chip multi-channel timing recovery.
This CDR recovers the 10-Gb/s/ch burst data packet by adjusting the data delay in the digitally controlled delay line (DCDL). After the acquisition of the optimal sampling phase, the midpoint of data period aligns to the sampling clock. The data skew between channels is also compensated.
This CDR is first-order and therefore inherently stable. It can track the specified 1000-ppm frequency error as long as the peak-to-peak clock jitter between the transmitter and the receiver sites is confined to the specification. And, the closed loop characterizes the high-band-limited jitter in this system.
All building blocks adopt digital circuits. Fast acquisition (110-bit time in typical case) is achieved by the majority-vote scheme in the confidence counter. Two critical designs exist in this digital-circuit CDR: 1) high-speed large-swing CMOS DCDL deign, and 2) meeting the loop-latency constraint.
In addition, a digital implementation of the 10-Gb/s transceiver is realized in TSMC 0.13-μm CMOS technology.
|
author2 |
Chau Chin Su |
author_facet |
Chau Chin Su Chung Chieh Yang 楊忠傑 |
author |
Chung Chieh Yang 楊忠傑 |
spellingShingle |
Chung Chieh Yang 楊忠傑 A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
author_sort |
Chung Chieh Yang |
title |
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
title_short |
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
title_full |
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
title_fullStr |
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
title_full_unstemmed |
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop |
title_sort |
10-gb/s cmos clock and data recovery circuit with data-deskew buffers in the closed loop |
publishDate |
2007 |
url |
http://ndltd.ncl.edu.tw/handle/59977775057034141555 |
work_keys_str_mv |
AT chungchiehyang a10gbscmosclockanddatarecoverycircuitwithdatadeskewbuffersintheclosedloop AT yángzhōngjié a10gbscmosclockanddatarecoverycircuitwithdatadeskewbuffersintheclosedloop AT chungchiehyang zàibìhuílùshàngshǐyòngzīliàoxiāngwèixiàozhèngqìzhī10gbscmosshímàiyǔzīliàohuífùdiànlù AT yángzhōngjié zàibìhuílùshàngshǐyòngzīliàoxiāngwèixiàozhèngqìzhī10gbscmosshímàiyǔzīliàohuífùdiànlù AT chungchiehyang 10gbscmosclockanddatarecoverycircuitwithdatadeskewbuffersintheclosedloop AT yángzhōngjié 10gbscmosclockanddatarecoverycircuitwithdatadeskewbuffersintheclosedloop |
_version_ |
1717747117265518592 |