Surge Current Minimization of Power Gated Circuits in High Level Synthesis
碩士 === 中原大學 === 電子工程研究所 === 97 === Nowdays, the process technology is scaling from deep sub-micron tonano-meter regime, it is important to reduce leakage power. Among various methods, the power gating is the most effective technique to reduce the leakage power. Thus, we use the power gated circuits...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/29657433873240249935 |