Surge Current Minimization of Power Gated Circuits in High Level Synthesis
碩士 === 中原大學 === 電子工程研究所 === 97 === Nowdays, the process technology is scaling from deep sub-micron tonano-meter regime, it is important to reduce leakage power. Among various methods, the power gating is the most effective technique to reduce the leakage power. Thus, we use the power gated circuits...
Main Authors: | Jheng-Fu Yeh, 葉烝輔 |
---|---|
Other Authors: | Shih-Hsu Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29657433873240249935 |
Similar Items
-
Power Gating with Process Variation Tolerance and Current Surge Immunity
by: Yuan-Chang Chen, et al.
Published: (2010) -
Leakage Current Reduction for Gate Level Circuits
by: 曾志倫
Published: (2006) -
Low Power Clock Gating in High Level Synthesis
by: Wen-Pin Tu, et al. -
Resonant Gate-Drive Circuits for High-Frequency Power Converters
by: Jedi, Hur
Published: (2018) -
Circuit-based method for extracting the resistive leakage current of metal oxide surge arrester
by: Khavari, Amir Hesam, et al.
Published: (2020)