Design and Implementation of Noise-Tolerant Dynamic CMOS Circuit
碩士 === 長庚大學 === 電機工程學系 === 98 === In this thesis, we proposed a contention-relaxed isolated noise-tolerant (CR-INT) technique and a true-single-phase-clocking based noise-tolerant (TSPC-NT) technique to enhance the noise immunity of dynamic CMOS circuits by raising the source voltage of pull-down ne...
Main Authors: | Chun Wei Chang, 張均維 |
---|---|
Other Authors: | I. C. Wey |
Format: | Others |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/99910578366464715775 |
Similar Items
-
Design and Implementation of Noise-Tolerant Digital CMOS Circuits
by: I-Chyn Wey, et al.
Published: (2008) -
Dynamic Footed with Clock Overlapping and Load Balancing in Multiple Paths for Noise Tolerance in Dynamic CMOS Circuits
by: Buzakuk, Ramadan U.
Published: (2011) -
Circuit Techniques on Improving Timing and Noise in Dynamic CMOS
by: Vaidyanadeswaran, Arvind
Published: (2011) -
Design and Implementation of 0.6-V CMOS Analog Circuits
by: Chun-Hao Wei, et al.
Published: (2007) -
Design of Variation-Tolerant Circuits for Nanometer CMOS Technology: Circuits and Architecture Co-Design
by: Abu-Rahma, Mohamed Hassan
Published: (2008)