Peak Current Minimization for Activity Driven Gated Clock Tree
碩士 === 中原大學 === 電子工程研究所 === 100 === In a modern integrated circuit, the power consumption of clock tree often occupies a significant fraction of the power consumed of the whole chip. Clock gating has been recognized as a useful technique to reduce the power consumption of clock tree. Activity drive...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/12099761369197561931 |
id |
ndltd-TW-100CYCU5428044 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-100CYCU54280442015-10-13T21:32:36Z http://ndltd.ncl.edu.tw/handle/12099761369197561931 Peak Current Minimization for Activity Driven Gated Clock Tree 活動導向時鐘閘控制樹之峰值電流最小化問題研究 Shih-Ji Wang 王詩集 碩士 中原大學 電子工程研究所 100 In a modern integrated circuit, the power consumption of clock tree often occupies a significant fraction of the power consumed of the whole chip. Clock gating has been recognized as a useful technique to reduce the power consumption of clock tree. Activity driven clock tree is a design methodology for the planning of clock gating in the high level synthesis stage. However, if we only use AND gates for the construction of activity-driven clock tree, the simultaneous switching of these AND gates may cause a huge peak current (since these AND gates have the same charging and discharging activities). In this thesis, we present an approach to replace some AND gates by NAND gates. By carefully considering the charging and discharging activates of each control step, our approach can effectively minimize the peak current of an activity driven gated clock tree. Benchmark data consistently show our approach can reduce 40.18% peak current in average. Shih-Hsu Huang 黃世旭 2012 學位論文 ; thesis 56 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 中原大學 === 電子工程研究所 === 100 === In a modern integrated circuit, the power consumption of clock tree often occupies a significant fraction of the power consumed of the whole chip. Clock gating has been recognized as a useful technique to reduce the power consumption of clock tree. Activity driven clock tree is a design methodology for the planning of clock gating in the high level synthesis stage. However, if we only use AND gates for the construction of activity-driven clock tree, the simultaneous switching of these AND gates may cause a huge peak current (since these AND gates have the same charging and discharging activities). In this thesis, we present an approach to replace some AND gates by NAND gates. By carefully considering the charging and discharging activates of each control step, our approach can effectively minimize the peak current of an activity driven gated clock tree. Benchmark data consistently show our approach can reduce 40.18% peak current in average.
|
author2 |
Shih-Hsu Huang |
author_facet |
Shih-Hsu Huang Shih-Ji Wang 王詩集 |
author |
Shih-Ji Wang 王詩集 |
spellingShingle |
Shih-Ji Wang 王詩集 Peak Current Minimization for Activity Driven Gated Clock Tree |
author_sort |
Shih-Ji Wang |
title |
Peak Current Minimization for Activity Driven Gated Clock Tree |
title_short |
Peak Current Minimization for Activity Driven Gated Clock Tree |
title_full |
Peak Current Minimization for Activity Driven Gated Clock Tree |
title_fullStr |
Peak Current Minimization for Activity Driven Gated Clock Tree |
title_full_unstemmed |
Peak Current Minimization for Activity Driven Gated Clock Tree |
title_sort |
peak current minimization for activity driven gated clock tree |
publishDate |
2012 |
url |
http://ndltd.ncl.edu.tw/handle/12099761369197561931 |
work_keys_str_mv |
AT shihjiwang peakcurrentminimizationforactivitydrivengatedclocktree AT wángshījí peakcurrentminimizationforactivitydrivengatedclocktree AT shihjiwang huódòngdǎoxiàngshízhōngzhákòngzhìshùzhīfēngzhídiànliúzuìxiǎohuàwèntíyánjiū AT wángshījí huódòngdǎoxiàngshízhōngzhákòngzhìshùzhīfēngzhídiànliúzuìxiǎohuàwèntíyánjiū |
_version_ |
1718065435977449472 |