Leakage and Glitch Power Minimization for Nonzero Clock Skew Circuits
碩士 === 中原大學 === 電子工程研究所 === 102 === Due to technology scaling, the leakage power reduction problem has attracted a lot of attention. Besides, in a circuit, glitches (spurious transitions) happen if a signal goes through several state changes before it reaches its steady state within a clock cycle. A...
Main Authors: | Hao-Wei Liao, 廖晧瑋 |
---|---|
Other Authors: | Shih-Hsu Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09344068871081089023 |
Similar Items
-
Resource Binding of High-Speed Low-Power Nonzero Clock Skew Circuits
by: Chun-Hua Cheng, et al.
Published: (2009) -
Period and glitch reduction via clock skew scheduling, delay padding and glitchless
by: Dong, Xiao
Published: (2009) -
Period and glitch reduction via clock skew scheduling, delay padding and glitchless
by: Dong, Xiao
Published: (2009) -
Period and glitch reduction via clock skew scheduling, delay padding and glitchless
by: Dong, Xiao
Published: (2009) -
High Level Synthesis Methodology for Highly Testable and Nonzero Clock Skew Low Power Design
by: Tung-Hua Yeh, et al.
Published: (2011)