3D IC Test Scheduling under Power and Test Pads Constraints
碩士 === 中原大學 === 電子工程研究所 === 104 === As the system-on-chip (SoC) design complexity continue to increase, three-dimensional integrated circuit (3D IC) design has become an industry trend. However, the testing of a 3D IC is more difficult than the testing of a 2D IC. As the same as a 2D IC, the core of...
Main Authors: | Ming-Hsuan Hsu, 許銘軒 |
---|---|
Other Authors: | Shih-Hsu Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/6293he |
Similar Items
-
3D IC Memory BIST Design and Test Scheduling under Power Constraints
by: Yen-Chun Ko, et al.
Published: (2017) -
Thermal-aware Test Scheduling and TAM Optimization for 3D IC
by: Chih-Yao Hsu, et al.
Published: (2011) -
Architecture and Method for Testing Power-Delivery TSVs in 3D-ICs
by: Li, Hua-Xuan, et al.
Published: (2015) -
Embedded Memory Test Scheduling forSOC under Power Constraint
by: YenFu Lin, et al.
Published: (2002) -
3D IC Test Scheduling with Re-Distribution Layer Routing Considered
by: Cheng-Hsun Nien, et al.
Published: (2015)